You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
61 lines
1.7 KiB
61 lines
1.7 KiB
4 months ago
|
//===--- HexagonRDF.cpp ---------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#include "HexagonRDF.h"
|
||
|
|
#include "HexagonInstrInfo.h"
|
||
|
|
#include "HexagonRegisterInfo.h"
|
||
|
|
|
||
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
||
|
|
|
||
|
|
using namespace llvm;
|
||
|
|
using namespace rdf;
|
||
|
|
|
||
|
|
bool HexagonRegisterAliasInfo::covers(RegisterRef RA, RegisterRef RB) const {
|
||
|
|
if (RA == RB)
|
||
|
|
return true;
|
||
|
|
|
||
|
|
if (TargetRegisterInfo::isVirtualRegister(RA.Reg) &&
|
||
|
|
TargetRegisterInfo::isVirtualRegister(RB.Reg)) {
|
||
|
|
// Hexagon-specific cases.
|
||
|
|
if (RA.Reg == RB.Reg) {
|
||
|
|
if (RA.Sub == 0)
|
||
|
|
return true;
|
||
|
|
if (RB.Sub == 0)
|
||
|
|
return false;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
return RegisterAliasInfo::covers(RA, RB);
|
||
|
|
}
|
||
|
|
|
||
|
|
bool HexagonRegisterAliasInfo::covers(const RegisterSet &RRs, RegisterRef RR)
|
||
|
|
const {
|
||
|
|
if (RRs.count(RR))
|
||
|
|
return true;
|
||
|
|
|
||
|
|
if (!TargetRegisterInfo::isPhysicalRegister(RR.Reg)) {
|
||
|
|
assert(TargetRegisterInfo::isVirtualRegister(RR.Reg));
|
||
|
|
// Check if both covering subregisters are present.
|
||
|
|
bool HasLo = RRs.count({RR.Reg, Hexagon::subreg_loreg});
|
||
|
|
bool HasHi = RRs.count({RR.Reg, Hexagon::subreg_hireg});
|
||
|
|
if (HasLo && HasHi)
|
||
|
|
return true;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (RR.Sub == 0) {
|
||
|
|
// Check if both covering subregisters are present.
|
||
|
|
unsigned Lo = TRI.getSubReg(RR.Reg, Hexagon::subreg_loreg);
|
||
|
|
unsigned Hi = TRI.getSubReg(RR.Reg, Hexagon::subreg_hireg);
|
||
|
|
if (RRs.count({Lo, 0}) && RRs.count({Hi, 0}))
|
||
|
|
return true;
|
||
|
|
}
|
||
|
|
|
||
|
|
return RegisterAliasInfo::covers(RRs, RR);
|
||
|
|
}
|