You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
280 lines
7.3 KiB
280 lines
7.3 KiB
/*
|
|
* Copyright © 2012 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
* IN THE SOFTWARE.
|
|
*
|
|
* Authors:
|
|
* Daniel Vetter <daniel.vetter@ffwll.ch>
|
|
* Chris Wilson <chris@chris-wilson.co.uk>
|
|
*
|
|
*/
|
|
|
|
#include "igt.h"
|
|
#include <stdlib.h>
|
|
#include <stdio.h>
|
|
#include <string.h>
|
|
#include <fcntl.h>
|
|
#include <inttypes.h>
|
|
#include <errno.h>
|
|
#include <sys/stat.h>
|
|
#include <sys/time.h>
|
|
|
|
#include <drm.h>
|
|
|
|
#include "intel_bufmgr.h"
|
|
|
|
IGT_TEST_DESCRIPTION("Test snoop consistency when touching partial"
|
|
" cachelines.");
|
|
|
|
/*
|
|
* Testcase: snoop consistency when touching partial cachelines
|
|
*
|
|
*/
|
|
|
|
static drm_intel_bufmgr *bufmgr;
|
|
struct intel_batchbuffer *batch;
|
|
|
|
drm_intel_bo *scratch_bo;
|
|
drm_intel_bo *staging_bo;
|
|
#define BO_SIZE (4*4096)
|
|
uint32_t devid;
|
|
int fd;
|
|
|
|
static void
|
|
copy_bo(drm_intel_bo *src, drm_intel_bo *dst)
|
|
{
|
|
BLIT_COPY_BATCH_START(0);
|
|
OUT_BATCH((3 << 24) | /* 32 bits */
|
|
(0xcc << 16) | /* copy ROP */
|
|
4096);
|
|
OUT_BATCH(0 << 16 | 0);
|
|
OUT_BATCH((BO_SIZE/4096) << 16 | 1024);
|
|
OUT_RELOC_FENCED(dst, I915_GEM_DOMAIN_RENDER, I915_GEM_DOMAIN_RENDER, 0);
|
|
OUT_BATCH(0 << 16 | 0);
|
|
OUT_BATCH(4096);
|
|
OUT_RELOC_FENCED(src, I915_GEM_DOMAIN_RENDER, 0, 0);
|
|
ADVANCE_BATCH();
|
|
|
|
intel_batchbuffer_flush(batch);
|
|
}
|
|
|
|
static void
|
|
blt_bo_fill(drm_intel_bo *tmp_bo, drm_intel_bo *bo, uint8_t val)
|
|
{
|
|
uint8_t *gtt_ptr;
|
|
int i;
|
|
|
|
do_or_die(drm_intel_gem_bo_map_gtt(tmp_bo));
|
|
gtt_ptr = tmp_bo->virtual;
|
|
|
|
for (i = 0; i < BO_SIZE; i++)
|
|
gtt_ptr[i] = val;
|
|
|
|
drm_intel_gem_bo_unmap_gtt(tmp_bo);
|
|
|
|
igt_drop_caches_set(fd, DROP_BOUND);
|
|
|
|
copy_bo(tmp_bo, bo);
|
|
}
|
|
|
|
#define MAX_BLT_SIZE 128
|
|
#define ROUNDS 1000
|
|
#define TEST_READ 0x1
|
|
#define TEST_WRITE 0x2
|
|
#define TEST_BOTH (TEST_READ | TEST_WRITE)
|
|
igt_main
|
|
{
|
|
unsigned flags = TEST_BOTH;
|
|
int i, j;
|
|
uint8_t *cpu_ptr;
|
|
uint8_t *gtt_ptr;
|
|
|
|
igt_skip_on_simulation();
|
|
|
|
igt_fixture {
|
|
srandom(0xdeadbeef);
|
|
|
|
fd = drm_open_driver(DRIVER_INTEL);
|
|
|
|
igt_require_gem(fd);
|
|
gem_require_caching(fd);
|
|
|
|
devid = intel_get_drm_devid(fd);
|
|
if (IS_GEN2(devid)) /* chipset only handles cached -> uncached */
|
|
flags &= ~TEST_READ;
|
|
if (IS_BROADWATER(devid) || IS_CRESTLINE(devid)) {
|
|
/* chipset is completely fubar */
|
|
igt_info("coherency broken on i965g/gm\n");
|
|
flags = 0;
|
|
}
|
|
|
|
bufmgr = drm_intel_bufmgr_gem_init(fd, 4096);
|
|
batch = intel_batchbuffer_alloc(bufmgr, devid);
|
|
|
|
/* overallocate the buffers we're actually using because */
|
|
scratch_bo = drm_intel_bo_alloc(bufmgr, "scratch bo", BO_SIZE, 4096);
|
|
gem_set_caching(fd, scratch_bo->handle, 1);
|
|
|
|
staging_bo = drm_intel_bo_alloc(bufmgr, "staging bo", BO_SIZE, 4096);
|
|
}
|
|
|
|
igt_subtest("reads") {
|
|
igt_require(flags & TEST_READ);
|
|
|
|
igt_info("checking partial reads\n");
|
|
|
|
for (i = 0; i < ROUNDS; i++) {
|
|
uint8_t val0 = i;
|
|
int start, len;
|
|
|
|
blt_bo_fill(staging_bo, scratch_bo, i);
|
|
|
|
start = random() % BO_SIZE;
|
|
len = random() % (BO_SIZE-start) + 1;
|
|
|
|
drm_intel_bo_map(scratch_bo, false);
|
|
cpu_ptr = scratch_bo->virtual;
|
|
for (j = 0; j < len; j++) {
|
|
igt_assert_f(cpu_ptr[j] == val0,
|
|
"mismatch at %i, got: %i, expected: %i\n",
|
|
j, cpu_ptr[j], val0);
|
|
}
|
|
drm_intel_bo_unmap(scratch_bo);
|
|
|
|
igt_progress("partial reads test: ", i, ROUNDS);
|
|
}
|
|
}
|
|
|
|
igt_subtest("writes") {
|
|
igt_require(flags & TEST_WRITE);
|
|
|
|
igt_info("checking partial writes\n");
|
|
|
|
for (i = 0; i < ROUNDS; i++) {
|
|
uint8_t val0 = i, val1;
|
|
int start, len;
|
|
|
|
blt_bo_fill(staging_bo, scratch_bo, val0);
|
|
|
|
start = random() % BO_SIZE;
|
|
len = random() % (BO_SIZE-start) + 1;
|
|
|
|
val1 = val0 + 63;
|
|
drm_intel_bo_map(scratch_bo, true);
|
|
cpu_ptr = scratch_bo->virtual;
|
|
memset(cpu_ptr + start, val1, len);
|
|
drm_intel_bo_unmap(scratch_bo);
|
|
|
|
copy_bo(scratch_bo, staging_bo);
|
|
do_or_die(drm_intel_gem_bo_map_gtt(staging_bo));
|
|
gtt_ptr = staging_bo->virtual;
|
|
|
|
for (j = 0; j < start; j++) {
|
|
igt_assert_f(gtt_ptr[j] == val0,
|
|
"mismatch at %i, partial=[%d+%d] got: %i, expected: %i\n",
|
|
j, start, len, gtt_ptr[j], val0);
|
|
}
|
|
for (; j < start + len; j++) {
|
|
igt_assert_f(gtt_ptr[j] == val1,
|
|
"mismatch at %i, partial=[%d+%d] got: %i, expected: %i\n",
|
|
j, start, len, gtt_ptr[j], val1);
|
|
}
|
|
for (; j < BO_SIZE; j++) {
|
|
igt_assert_f(gtt_ptr[j] == val0,
|
|
"mismatch at %i, partial=[%d+%d] got: %i, expected: %i\n",
|
|
j, start, len, gtt_ptr[j], val0);
|
|
}
|
|
drm_intel_gem_bo_unmap_gtt(staging_bo);
|
|
|
|
igt_progress("partial writes test: ", i, ROUNDS);
|
|
}
|
|
}
|
|
|
|
igt_subtest("read-writes") {
|
|
igt_require((flags & TEST_BOTH) == TEST_BOTH);
|
|
|
|
igt_info("checking partial writes after partial reads\n");
|
|
|
|
for (i = 0; i < ROUNDS; i++) {
|
|
uint8_t val0 = i, val1, val2;
|
|
int start, len;
|
|
|
|
blt_bo_fill(staging_bo, scratch_bo, val0);
|
|
|
|
/* partial read */
|
|
start = random() % BO_SIZE;
|
|
len = random() % (BO_SIZE-start) + 1;
|
|
|
|
do_or_die(drm_intel_bo_map(scratch_bo, false));
|
|
cpu_ptr = scratch_bo->virtual;
|
|
for (j = 0; j < len; j++) {
|
|
igt_assert_f(cpu_ptr[j] == val0,
|
|
"mismatch in read at %i, got: %i, expected: %i\n",
|
|
j, cpu_ptr[j], val0);
|
|
}
|
|
drm_intel_bo_unmap(scratch_bo);
|
|
|
|
/* Change contents through gtt to make the pread cachelines
|
|
* stale. */
|
|
val1 = i + 17;
|
|
blt_bo_fill(staging_bo, scratch_bo, val1);
|
|
|
|
/* partial write */
|
|
start = random() % BO_SIZE;
|
|
len = random() % (BO_SIZE-start) + 1;
|
|
|
|
val2 = i + 63;
|
|
do_or_die(drm_intel_bo_map(scratch_bo, false));
|
|
cpu_ptr = scratch_bo->virtual;
|
|
memset(cpu_ptr + start, val2, len);
|
|
|
|
copy_bo(scratch_bo, staging_bo);
|
|
do_or_die(drm_intel_gem_bo_map_gtt(staging_bo));
|
|
gtt_ptr = staging_bo->virtual;
|
|
|
|
for (j = 0; j < start; j++) {
|
|
igt_assert_f(gtt_ptr[j] == val1,
|
|
"mismatch at %i, partial=[%d+%d] got: %i, expected: %i\n",
|
|
j, start, len, gtt_ptr[j], val1);
|
|
}
|
|
for (; j < start + len; j++) {
|
|
igt_assert_f(gtt_ptr[j] == val2,
|
|
"mismatch at %i, partial=[%d+%d] got: %i, expected: %i\n",
|
|
j, start, len, gtt_ptr[j], val2);
|
|
}
|
|
for (; j < BO_SIZE; j++) {
|
|
igt_assert_f(gtt_ptr[j] == val1,
|
|
"mismatch at %i, partial=[%d+%d] got: %i, expected: %i\n",
|
|
j, start, len, gtt_ptr[j], val1);
|
|
}
|
|
drm_intel_gem_bo_unmap_gtt(staging_bo);
|
|
drm_intel_bo_unmap(scratch_bo);
|
|
|
|
igt_progress("partial read/writes test: ", i, ROUNDS);
|
|
}
|
|
}
|
|
|
|
igt_fixture {
|
|
drm_intel_bufmgr_destroy(bufmgr);
|
|
|
|
close(fd);
|
|
}
|
|
}
|