You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
332 lines
7.2 KiB
332 lines
7.2 KiB
/******************************************************************************
|
|
* *
|
|
* Copyright (C) 2018 The Android Open Source Project
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at:
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*
|
|
*****************************************************************************
|
|
* Originally developed and contributed by Ittiam Systems Pvt. Ltd, Bangalore
|
|
*/
|
|
#ifndef IXHEAACD_BASIC_OPS16_H
|
|
#define IXHEAACD_BASIC_OPS16_H
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_sat16(WORD32 op1) {
|
|
WORD16 var_out;
|
|
|
|
if (op1 > 0X00007fffL) {
|
|
var_out = MAX_16;
|
|
} else if (op1 < (WORD32)0xffff8000L) {
|
|
var_out = (WORD16)(-32768);
|
|
} else {
|
|
var_out = (WORD16)(op1);
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_add16(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ((WORD16)(op1 + op2));
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_add16_sat(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
WORD32 sum;
|
|
|
|
sum = (WORD32)op1 + (WORD32)op2;
|
|
var_out = ixheaacd_sat16(sum);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_sub16(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ((WORD16)(op1 - op2));
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_sub16_sat(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
WORD32 diff;
|
|
|
|
diff = (WORD32)op1 - op2;
|
|
var_out = ixheaacd_sat16(diff);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_mult16(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ((WORD16)(((WORD32)op1 * (WORD32)op2) >> 16));
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_mult16_shl(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ((WORD16)(((WORD32)op1 * (WORD32)op2) >> 15));
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_mult16_shl_sat(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
WORD32 temp;
|
|
|
|
temp = ((WORD32)(((WORD32)op1 * (WORD32)op2) >> 15));
|
|
var_out = ixheaacd_sat16(temp);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_shl16(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
|
|
var_out = (WORD16)(op1 << shift);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_shl16_sat(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
WORD32 temp;
|
|
|
|
if (shift > 15) {
|
|
shift = 15;
|
|
}
|
|
temp = (WORD32)(op1 << shift);
|
|
var_out = ixheaacd_sat16(temp);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_shr16(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ((WORD16)(op1 >> shift));
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 shl16_dir(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
if (shift > 0) {
|
|
var_out = ixheaacd_shl16(op1, shift);
|
|
} else {
|
|
var_out = ixheaacd_shr16(op1, (WORD16)(-shift));
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 shr16_dir(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
|
|
if (shift < 0) {
|
|
var_out = ixheaacd_shl16(op1, (WORD16)(-shift));
|
|
} else {
|
|
var_out = ixheaacd_shr16(op1, shift);
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 shl16_dir_sat(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
if (shift > 0) {
|
|
var_out = ixheaacd_shl16_sat(op1, shift);
|
|
} else {
|
|
var_out = ixheaacd_shr16(op1, (WORD16)(-shift));
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_shr16_dir_sat(WORD16 op1, WORD16 shift) {
|
|
WORD16 var_out;
|
|
|
|
if (shift < 0) {
|
|
var_out = ixheaacd_shl16_sat(op1, (WORD16)(-shift));
|
|
} else {
|
|
var_out = ixheaacd_shr16(op1, shift);
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 norm16(WORD16 op1) {
|
|
WORD16 var_out;
|
|
|
|
if (0 == op1) {
|
|
var_out = 0;
|
|
} else {
|
|
if ((WORD16)0xffff == op1) {
|
|
var_out = 15;
|
|
} else {
|
|
if (op1 < 0) {
|
|
op1 = (WORD16)(~op1);
|
|
}
|
|
for (var_out = 0; op1 < 0x4000; var_out++) {
|
|
op1 <<= 1;
|
|
}
|
|
}
|
|
}
|
|
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 bin_expo16(WORD16 op1) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ((WORD16)(15 - norm16(op1)));
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_abs16(WORD16 op1) {
|
|
WORD16 var_out;
|
|
|
|
if (op1 < 0) {
|
|
var_out = (WORD16)(-op1);
|
|
} else {
|
|
var_out = op1;
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_abs16_sat(WORD16 op1) {
|
|
WORD16 var_out;
|
|
|
|
if (-32768 == op1) {
|
|
var_out = MAX_16;
|
|
} else {
|
|
if (op1 < 0) {
|
|
var_out = (WORD16)(-op1);
|
|
} else {
|
|
var_out = op1;
|
|
}
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_negate16(WORD16 op1) {
|
|
WORD16 var_out;
|
|
|
|
if (-32768 == op1) {
|
|
var_out = MAX_16;
|
|
} else {
|
|
var_out = (WORD16)(-op1);
|
|
}
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_min16(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = op1 < op2 ? op1 : op2;
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_max16(WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = op1 > op2 ? op1 : op2;
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 div16(WORD16 op1, WORD16 op2, WORD16 *q_format) {
|
|
WORD32 quotient;
|
|
UWORD16 mantissa_nr, mantissa_dr;
|
|
WORD16 sign = 0;
|
|
|
|
LOOPIDX i;
|
|
WORD16 q_nr, q_dr;
|
|
|
|
mantissa_nr = op1;
|
|
mantissa_dr = op2;
|
|
quotient = 0;
|
|
|
|
if (op1 < 0 && op2 != 0) {
|
|
op1 = -op1;
|
|
sign = (WORD16)(sign ^ -1);
|
|
}
|
|
|
|
if (op2 < 0) {
|
|
op2 = -op2;
|
|
sign = (WORD16)(sign ^ -1);
|
|
}
|
|
|
|
if (op2 == 0) {
|
|
*q_format = 0;
|
|
return (op1);
|
|
}
|
|
|
|
quotient = 0;
|
|
|
|
q_nr = norm16(op1);
|
|
mantissa_nr = (UWORD16)op1 << (q_nr);
|
|
q_dr = norm16(op2);
|
|
mantissa_dr = (UWORD16)op2 << (q_dr);
|
|
*q_format = (WORD16)(14 + q_nr - q_dr);
|
|
|
|
for (i = 0; i < 15; i++) {
|
|
quotient = quotient << 1;
|
|
|
|
if (mantissa_nr >= mantissa_dr) {
|
|
mantissa_nr = mantissa_nr - mantissa_dr;
|
|
quotient += 1;
|
|
}
|
|
|
|
mantissa_nr = (UWORD32)mantissa_nr << 1;
|
|
}
|
|
|
|
if (sign < 0) {
|
|
quotient = -quotient;
|
|
}
|
|
|
|
return (WORD16)quotient;
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 mac16(WORD16 c, WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ixheaacd_mult16(op1, op2);
|
|
var_out = ixheaacd_add16(c, var_out);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 mac16_sat(WORD16 c, WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ixheaacd_mult16(op1, op2);
|
|
var_out = ixheaacd_add16_sat(c, var_out);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 mac16_shl(WORD16 c, WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
|
|
var_out = ixheaacd_mult16_shl(op1, op2);
|
|
var_out = ixheaacd_add16(c, var_out);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 mac16_shl_sat(WORD16 c, WORD16 op1, WORD16 op2) {
|
|
WORD16 var_out;
|
|
WORD32 temp;
|
|
|
|
temp = ((WORD32)op1 * (WORD32)op2) >> 15;
|
|
temp += c;
|
|
var_out = ixheaacd_sat16(temp);
|
|
return (var_out);
|
|
}
|
|
|
|
static PLATFORM_INLINE WORD16 ixheaacd_round16(WORD32 op1) {
|
|
WORD16 var_out;
|
|
|
|
var_out = (WORD16)(ixheaacd_add32_sat(op1, 0x8000) >> 16);
|
|
return (var_out);
|
|
}
|
|
#endif
|