You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
360 lines
12 KiB
360 lines
12 KiB
; Test 64-bit subtractions of constants from memory.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
declare i64 @foo()
|
|
|
|
; Check subtraction of 1.
|
|
define zeroext i1 @f1(i64 *%ptr) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: algsi 0(%r2), -1
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the high end of the constant range.
|
|
define zeroext i1 @f2(i64 *%ptr) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: algsi 0(%r2), -128
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 128)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the next constant up, which must use an addition and a store.
|
|
define zeroext i1 @f3(i64 %dummy, i64 *%ptr) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: lg [[VAL:%r[0-5]]], 0(%r3)
|
|
; CHECK: slgfi [[VAL]], 129
|
|
; CHECK-DAG: stg [[VAL]], 0(%r3)
|
|
; CHECK-DAG: ipm [[REG:%r[0-5]]]
|
|
; CHECK-DAG: afi [[REG]], -536870912
|
|
; CHECK-DAG: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 129)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the low end of the constant range.
|
|
define zeroext i1 @f4(i64 *%ptr) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: algsi 0(%r2), 127
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 -127)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the next value down, with the same comment as f3.
|
|
define zeroext i1 @f5(i64 %dummy, i64 *%ptr) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: lg [[VAL1:%r[0-5]]], 0(%r3)
|
|
; CHECK: lghi [[VAL2:%r[0-9]+]], -128
|
|
; CHECK: slgr [[VAL1]], [[VAL2]]
|
|
; CHECK-DAG: stg [[VAL1]], 0(%r3)
|
|
; CHECK-DAG: ipm [[REG:%r[0-5]]]
|
|
; CHECK-DAG: afi [[REG]], -536870912
|
|
; CHECK-DAG: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 -128)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the high end of the aligned ALGSI range.
|
|
define zeroext i1 @f6(i64 *%base) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: algsi 524280(%r2), -1
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, i64 *%base, i64 65535
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the next word up, which must use separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define zeroext i1 @f7(i64 *%base) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: agfi %r2, 524288
|
|
; CHECK: algsi 0(%r2), -1
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, i64 *%base, i64 65536
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the low end of the ALGSI range.
|
|
define zeroext i1 @f8(i64 *%base) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: algsi -524288(%r2), -1
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, i64 *%base, i64 -65536
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check the next word down, which must use separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define zeroext i1 @f9(i64 *%base) {
|
|
; CHECK-LABEL: f9:
|
|
; CHECK: agfi %r2, -524296
|
|
; CHECK: algsi 0(%r2), -1
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, i64 *%base, i64 -65537
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check that ALGSI does not allow indices.
|
|
define zeroext i1 @f10(i64 %base, i64 %index) {
|
|
; CHECK-LABEL: f10:
|
|
; CHECK: agr %r2, %r3
|
|
; CHECK: algsi 8(%r2), -1
|
|
; CHECK: ipm [[REG:%r[0-5]]]
|
|
; CHECK: afi [[REG]], -536870912
|
|
; CHECK: risbg %r2, [[REG]], 63, 191, 33
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %base, %index
|
|
%add2 = add i64 %add1, 8
|
|
%ptr = inttoptr i64 %add2 to i64 *
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
ret i1 %obit
|
|
}
|
|
|
|
; Check that subtracting 128 from a spilled value can use ALGSI.
|
|
define zeroext i1 @f11(i64 *%ptr, i64 %sel) {
|
|
; CHECK-LABEL: f11:
|
|
; CHECK: algsi {{[0-9]+}}(%r15), -128
|
|
; CHECK: br %r14
|
|
entry:
|
|
%val0 = load volatile i64, i64 *%ptr
|
|
%val1 = load volatile i64, i64 *%ptr
|
|
%val2 = load volatile i64, i64 *%ptr
|
|
%val3 = load volatile i64, i64 *%ptr
|
|
%val4 = load volatile i64, i64 *%ptr
|
|
%val5 = load volatile i64, i64 *%ptr
|
|
%val6 = load volatile i64, i64 *%ptr
|
|
%val7 = load volatile i64, i64 *%ptr
|
|
%val8 = load volatile i64, i64 *%ptr
|
|
%val9 = load volatile i64, i64 *%ptr
|
|
%val10 = load volatile i64, i64 *%ptr
|
|
%val11 = load volatile i64, i64 *%ptr
|
|
%val12 = load volatile i64, i64 *%ptr
|
|
%val13 = load volatile i64, i64 *%ptr
|
|
%val14 = load volatile i64, i64 *%ptr
|
|
%val15 = load volatile i64, i64 *%ptr
|
|
|
|
%test = icmp ne i64 %sel, 0
|
|
br i1 %test, label %add, label %store
|
|
|
|
add:
|
|
%t0 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val0, i64 128)
|
|
%add0 = extractvalue {i64, i1} %t0, 0
|
|
%obit0 = extractvalue {i64, i1} %t0, 1
|
|
%t1 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val1, i64 128)
|
|
%add1 = extractvalue {i64, i1} %t1, 0
|
|
%obit1 = extractvalue {i64, i1} %t1, 1
|
|
%res1 = or i1 %obit0, %obit1
|
|
%t2 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val2, i64 128)
|
|
%add2 = extractvalue {i64, i1} %t2, 0
|
|
%obit2 = extractvalue {i64, i1} %t2, 1
|
|
%res2 = or i1 %res1, %obit2
|
|
%t3 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val3, i64 128)
|
|
%add3 = extractvalue {i64, i1} %t3, 0
|
|
%obit3 = extractvalue {i64, i1} %t3, 1
|
|
%res3 = or i1 %res2, %obit3
|
|
%t4 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val4, i64 128)
|
|
%add4 = extractvalue {i64, i1} %t4, 0
|
|
%obit4 = extractvalue {i64, i1} %t4, 1
|
|
%res4 = or i1 %res3, %obit4
|
|
%t5 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val5, i64 128)
|
|
%add5 = extractvalue {i64, i1} %t5, 0
|
|
%obit5 = extractvalue {i64, i1} %t5, 1
|
|
%res5 = or i1 %res4, %obit5
|
|
%t6 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val6, i64 128)
|
|
%add6 = extractvalue {i64, i1} %t6, 0
|
|
%obit6 = extractvalue {i64, i1} %t6, 1
|
|
%res6 = or i1 %res5, %obit6
|
|
%t7 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val7, i64 128)
|
|
%add7 = extractvalue {i64, i1} %t7, 0
|
|
%obit7 = extractvalue {i64, i1} %t7, 1
|
|
%res7 = or i1 %res6, %obit7
|
|
%t8 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val8, i64 128)
|
|
%add8 = extractvalue {i64, i1} %t8, 0
|
|
%obit8 = extractvalue {i64, i1} %t8, 1
|
|
%res8 = or i1 %res7, %obit8
|
|
%t9 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val9, i64 128)
|
|
%add9 = extractvalue {i64, i1} %t9, 0
|
|
%obit9 = extractvalue {i64, i1} %t9, 1
|
|
%res9 = or i1 %res8, %obit9
|
|
%t10 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val10, i64 128)
|
|
%add10 = extractvalue {i64, i1} %t10, 0
|
|
%obit10 = extractvalue {i64, i1} %t10, 1
|
|
%res10 = or i1 %res9, %obit10
|
|
%t11 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val11, i64 128)
|
|
%add11 = extractvalue {i64, i1} %t11, 0
|
|
%obit11 = extractvalue {i64, i1} %t11, 1
|
|
%res11 = or i1 %res10, %obit11
|
|
%t12 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val12, i64 128)
|
|
%add12 = extractvalue {i64, i1} %t12, 0
|
|
%obit12 = extractvalue {i64, i1} %t12, 1
|
|
%res12 = or i1 %res11, %obit12
|
|
%t13 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val13, i64 128)
|
|
%add13 = extractvalue {i64, i1} %t13, 0
|
|
%obit13 = extractvalue {i64, i1} %t13, 1
|
|
%res13 = or i1 %res12, %obit13
|
|
%t14 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val14, i64 128)
|
|
%add14 = extractvalue {i64, i1} %t14, 0
|
|
%obit14 = extractvalue {i64, i1} %t14, 1
|
|
%res14 = or i1 %res13, %obit14
|
|
%t15 = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %val15, i64 128)
|
|
%add15 = extractvalue {i64, i1} %t15, 0
|
|
%obit15 = extractvalue {i64, i1} %t15, 1
|
|
%res15 = or i1 %res14, %obit15
|
|
|
|
br label %store
|
|
|
|
store:
|
|
%new0 = phi i64 [ %val0, %entry ], [ %add0, %add ]
|
|
%new1 = phi i64 [ %val1, %entry ], [ %add1, %add ]
|
|
%new2 = phi i64 [ %val2, %entry ], [ %add2, %add ]
|
|
%new3 = phi i64 [ %val3, %entry ], [ %add3, %add ]
|
|
%new4 = phi i64 [ %val4, %entry ], [ %add4, %add ]
|
|
%new5 = phi i64 [ %val5, %entry ], [ %add5, %add ]
|
|
%new6 = phi i64 [ %val6, %entry ], [ %add6, %add ]
|
|
%new7 = phi i64 [ %val7, %entry ], [ %add7, %add ]
|
|
%new8 = phi i64 [ %val8, %entry ], [ %add8, %add ]
|
|
%new9 = phi i64 [ %val9, %entry ], [ %add9, %add ]
|
|
%new10 = phi i64 [ %val10, %entry ], [ %add10, %add ]
|
|
%new11 = phi i64 [ %val11, %entry ], [ %add11, %add ]
|
|
%new12 = phi i64 [ %val12, %entry ], [ %add12, %add ]
|
|
%new13 = phi i64 [ %val13, %entry ], [ %add13, %add ]
|
|
%new14 = phi i64 [ %val14, %entry ], [ %add14, %add ]
|
|
%new15 = phi i64 [ %val15, %entry ], [ %add15, %add ]
|
|
%res = phi i1 [ 0, %entry ], [ %res15, %add ]
|
|
|
|
store volatile i64 %new0, i64 *%ptr
|
|
store volatile i64 %new1, i64 *%ptr
|
|
store volatile i64 %new2, i64 *%ptr
|
|
store volatile i64 %new3, i64 *%ptr
|
|
store volatile i64 %new4, i64 *%ptr
|
|
store volatile i64 %new5, i64 *%ptr
|
|
store volatile i64 %new6, i64 *%ptr
|
|
store volatile i64 %new7, i64 *%ptr
|
|
store volatile i64 %new8, i64 *%ptr
|
|
store volatile i64 %new9, i64 *%ptr
|
|
store volatile i64 %new10, i64 *%ptr
|
|
store volatile i64 %new11, i64 *%ptr
|
|
store volatile i64 %new12, i64 *%ptr
|
|
store volatile i64 %new13, i64 *%ptr
|
|
store volatile i64 %new14, i64 *%ptr
|
|
store volatile i64 %new15, i64 *%ptr
|
|
|
|
ret i1 %res
|
|
}
|
|
|
|
; Check using the overflow result for a branch.
|
|
define void @f12(i64 *%ptr) {
|
|
; CHECK-LABEL: f12:
|
|
; CHECK: algsi 0(%r2), -1
|
|
; CHECK: jgle foo@PLT
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
br i1 %obit, label %call, label %exit
|
|
|
|
call:
|
|
tail call i64 @foo()
|
|
br label %exit
|
|
|
|
exit:
|
|
ret void
|
|
}
|
|
|
|
; ... and the same with the inverted direction.
|
|
define void @f13(i64 *%ptr) {
|
|
; CHECK-LABEL: f13:
|
|
; CHECK: algsi 0(%r2), -1
|
|
; CHECK: jgnle foo@PLT
|
|
; CHECK: br %r14
|
|
%a = load i64, i64 *%ptr
|
|
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %a, i64 1)
|
|
%val = extractvalue {i64, i1} %t, 0
|
|
%obit = extractvalue {i64, i1} %t, 1
|
|
store i64 %val, i64 *%ptr
|
|
br i1 %obit, label %exit, label %call
|
|
|
|
call:
|
|
tail call i64 @foo()
|
|
br label %exit
|
|
|
|
exit:
|
|
ret void
|
|
}
|
|
|
|
declare {i64, i1} @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
|
|
|