You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
400 lines
12 KiB
400 lines
12 KiB
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=thumbv8.1m.main-none-none-eabi -mattr=+mve.fp %s -o - | FileCheck %s
|
|
|
|
declare i8 @llvm.vector.reduce.smax.v16i8(<16 x i8>)
|
|
declare i16 @llvm.vector.reduce.smax.v8i16(<8 x i16>)
|
|
declare i32 @llvm.vector.reduce.smax.v4i32(<4 x i32>)
|
|
declare i8 @llvm.vector.reduce.umax.v16i8(<16 x i8>)
|
|
declare i16 @llvm.vector.reduce.umax.v8i16(<8 x i16>)
|
|
declare i32 @llvm.vector.reduce.umax.v4i32(<4 x i32>)
|
|
declare i8 @llvm.vector.reduce.smin.v16i8(<16 x i8>)
|
|
declare i16 @llvm.vector.reduce.smin.v8i16(<8 x i16>)
|
|
declare i32 @llvm.vector.reduce.smin.v4i32(<4 x i32>)
|
|
declare i8 @llvm.vector.reduce.umin.v16i8(<16 x i8>)
|
|
declare i16 @llvm.vector.reduce.umin.v8i16(<8 x i16>)
|
|
declare i32 @llvm.vector.reduce.umin.v4i32(<4 x i32>)
|
|
|
|
define arm_aapcs_vfpcc i8 @vmaxv_s_v16i8(<16 x i8> %s1) {
|
|
; CHECK-LABEL: vmaxv_s_v16i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mvn r0, #127
|
|
; CHECK-NEXT: vmaxv.s8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.smax.v16i8(<16 x i8> %s1)
|
|
ret i8 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vmaxv_s_v8i16(<8 x i16> %s1) {
|
|
; CHECK-LABEL: vmaxv_s_v8i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movw r0, #32768
|
|
; CHECK-NEXT: movt r0, #65535
|
|
; CHECK-NEXT: vmaxv.s16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.smax.v8i16(<8 x i16> %s1)
|
|
ret i16 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_s_v4i32(<4 x i32> %s1) {
|
|
; CHECK-LABEL: vmaxv_s_v4i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mov.w r0, #-2147483648
|
|
; CHECK-NEXT: vmaxv.s32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.smax.v4i32(<4 x i32> %s1)
|
|
ret i32 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i8 @vmaxv_u_v16i8(<16 x i8> %s1) {
|
|
; CHECK-LABEL: vmaxv_u_v16i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r0, #0
|
|
; CHECK-NEXT: vmaxv.u8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.umax.v16i8(<16 x i8> %s1)
|
|
ret i8 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vmaxv_u_v8i16(<8 x i16> %s1) {
|
|
; CHECK-LABEL: vmaxv_u_v8i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r0, #0
|
|
; CHECK-NEXT: vmaxv.u16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.umax.v8i16(<8 x i16> %s1)
|
|
ret i16 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_u_v4i32(<4 x i32> %s1) {
|
|
; CHECK-LABEL: vmaxv_u_v4i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r0, #0
|
|
; CHECK-NEXT: vmaxv.u32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.umax.v4i32(<4 x i32> %s1)
|
|
ret i32 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i8 @vminv_s_v16i8(<16 x i8> %s1) {
|
|
; CHECK-LABEL: vminv_s_v16i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r0, #127
|
|
; CHECK-NEXT: vminv.s8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.smin.v16i8(<16 x i8> %s1)
|
|
ret i8 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vminv_s_v8i16(<8 x i16> %s1) {
|
|
; CHECK-LABEL: vminv_s_v8i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movw r0, #32767
|
|
; CHECK-NEXT: vminv.s16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.smin.v8i16(<8 x i16> %s1)
|
|
ret i16 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_s_v4i32(<4 x i32> %s1) {
|
|
; CHECK-LABEL: vminv_s_v4i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mvn r0, #-2147483648
|
|
; CHECK-NEXT: vminv.s32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.smin.v4i32(<4 x i32> %s1)
|
|
ret i32 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i8 @vminv_u_v16i8(<16 x i8> %s1) {
|
|
; CHECK-LABEL: vminv_u_v16i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r0, #255
|
|
; CHECK-NEXT: vminv.u8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.umin.v16i8(<16 x i8> %s1)
|
|
ret i8 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vminv_u_v8i16(<8 x i16> %s1) {
|
|
; CHECK-LABEL: vminv_u_v8i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movw r0, #65535
|
|
; CHECK-NEXT: vminv.u16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.umin.v8i16(<8 x i16> %s1)
|
|
ret i16 %r
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_u_v4i32(<4 x i32> %s1) {
|
|
; CHECK-LABEL: vminv_u_v4i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mov.w r0, #-1
|
|
; CHECK-NEXT: vminv.u32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.umin.v4i32(<4 x i32> %s1)
|
|
ret i32 %r
|
|
}
|
|
|
|
|
|
|
|
define arm_aapcs_vfpcc i8 @vmaxv_s_v16i8_i8(<16 x i8> %s1, i8 %s2) {
|
|
; CHECK-LABEL: vmaxv_s_v16i8_i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmaxv.s8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.smax.v16i8(<16 x i8> %s1)
|
|
%c = icmp sgt i8 %r, %s2
|
|
%s = select i1 %c, i8 %r, i8 %s2
|
|
ret i8 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_s_v16i8_i32(<16 x i8> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vmaxv_s_v16i8_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: mvn r1, #127
|
|
; CHECK-NEXT: vmaxv.s8 r1, q0
|
|
; CHECK-NEXT: sxtb r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, gt
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.smax.v16i8(<16 x i8> %s1)
|
|
%rs = sext i8 %r to i32
|
|
%c = icmp sgt i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vmaxv_s_v8i16_i16(<8 x i16> %s1, i16 %s2) {
|
|
; CHECK-LABEL: vmaxv_s_v8i16_i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmaxv.s16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.smax.v8i16(<8 x i16> %s1)
|
|
%c = icmp sgt i16 %r, %s2
|
|
%s = select i1 %c, i16 %r, i16 %s2
|
|
ret i16 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_s_v8i16_i32(<8 x i16> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vmaxv_s_v8i16_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movw r1, #32768
|
|
; CHECK-NEXT: movt r1, #65535
|
|
; CHECK-NEXT: vmaxv.s16 r1, q0
|
|
; CHECK-NEXT: sxth r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, gt
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.smax.v8i16(<8 x i16> %s1)
|
|
%rs = sext i16 %r to i32
|
|
%c = icmp sgt i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_s_v4i32_i32(<4 x i32> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vmaxv_s_v4i32_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmaxv.s32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.smax.v4i32(<4 x i32> %s1)
|
|
%c = icmp sgt i32 %r, %s2
|
|
%s = select i1 %c, i32 %r, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i8 @vmaxv_u_v16i8_i8(<16 x i8> %s1, i8 %s2) {
|
|
; CHECK-LABEL: vmaxv_u_v16i8_i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmaxv.u8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.umax.v16i8(<16 x i8> %s1)
|
|
%c = icmp ugt i8 %r, %s2
|
|
%s = select i1 %c, i8 %r, i8 %s2
|
|
ret i8 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_u_v16i8_i32(<16 x i8> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vmaxv_u_v16i8_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r1, #0
|
|
; CHECK-NEXT: vmaxv.u8 r1, q0
|
|
; CHECK-NEXT: uxtb r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, hi
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.umax.v16i8(<16 x i8> %s1)
|
|
%rs = zext i8 %r to i32
|
|
%c = icmp ugt i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vmaxv_u_v8i16_i16(<8 x i16> %s1, i16 %s2) {
|
|
; CHECK-LABEL: vmaxv_u_v8i16_i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmaxv.u16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.umax.v8i16(<8 x i16> %s1)
|
|
%c = icmp ugt i16 %r, %s2
|
|
%s = select i1 %c, i16 %r, i16 %s2
|
|
ret i16 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_u_v8i16_i32(<8 x i16> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vmaxv_u_v8i16_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r1, #0
|
|
; CHECK-NEXT: vmaxv.u16 r1, q0
|
|
; CHECK-NEXT: uxth r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, hi
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.umax.v8i16(<8 x i16> %s1)
|
|
%rs = zext i16 %r to i32
|
|
%c = icmp ugt i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vmaxv_u_v4i32_i32(<4 x i32> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vmaxv_u_v4i32_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vmaxv.u32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.umax.v4i32(<4 x i32> %s1)
|
|
%c = icmp ugt i32 %r, %s2
|
|
%s = select i1 %c, i32 %r, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i8 @vminv_s_v16i8_i8(<16 x i8> %s1, i8 %s2) {
|
|
; CHECK-LABEL: vminv_s_v16i8_i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vminv.s8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.smin.v16i8(<16 x i8> %s1)
|
|
%c = icmp slt i8 %r, %s2
|
|
%s = select i1 %c, i8 %r, i8 %s2
|
|
ret i8 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_s_v16i8_i32(<16 x i8> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vminv_s_v16i8_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r1, #127
|
|
; CHECK-NEXT: vminv.s8 r1, q0
|
|
; CHECK-NEXT: sxtb r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, lt
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.smin.v16i8(<16 x i8> %s1)
|
|
%rs = sext i8 %r to i32
|
|
%c = icmp slt i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vminv_s_v8i16_i16(<8 x i16> %s1, i16 %s2) {
|
|
; CHECK-LABEL: vminv_s_v8i16_i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vminv.s16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.smin.v8i16(<8 x i16> %s1)
|
|
%c = icmp slt i16 %r, %s2
|
|
%s = select i1 %c, i16 %r, i16 %s2
|
|
ret i16 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_s_v8i16_i32(<8 x i16> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vminv_s_v8i16_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movw r1, #32767
|
|
; CHECK-NEXT: vminv.s16 r1, q0
|
|
; CHECK-NEXT: sxth r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, lt
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.smin.v8i16(<8 x i16> %s1)
|
|
%rs = sext i16 %r to i32
|
|
%c = icmp slt i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_s_v4i32_i32(<4 x i32> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vminv_s_v4i32_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vminv.s32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.smin.v4i32(<4 x i32> %s1)
|
|
%c = icmp slt i32 %r, %s2
|
|
%s = select i1 %c, i32 %r, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i8 @vminv_u_v16i8_i8(<16 x i8> %s1, i8 %s2) {
|
|
; CHECK-LABEL: vminv_u_v16i8_i8:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vminv.u8 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.umin.v16i8(<16 x i8> %s1)
|
|
%c = icmp ult i8 %r, %s2
|
|
%s = select i1 %c, i8 %r, i8 %s2
|
|
ret i8 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_u_v16i8_i32(<16 x i8> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vminv_u_v16i8_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movs r1, #255
|
|
; CHECK-NEXT: vminv.u8 r1, q0
|
|
; CHECK-NEXT: uxtb r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, lo
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i8 @llvm.vector.reduce.umin.v16i8(<16 x i8> %s1)
|
|
%rs = zext i8 %r to i32
|
|
%c = icmp ult i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i16 @vminv_u_v8i16_i16(<8 x i16> %s1, i16 %s2) {
|
|
; CHECK-LABEL: vminv_u_v8i16_i16:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vminv.u16 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.umin.v8i16(<8 x i16> %s1)
|
|
%c = icmp ult i16 %r, %s2
|
|
%s = select i1 %c, i16 %r, i16 %s2
|
|
ret i16 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_u_v8i16_i32(<8 x i16> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vminv_u_v8i16_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: movw r1, #65535
|
|
; CHECK-NEXT: vminv.u16 r1, q0
|
|
; CHECK-NEXT: uxth r1, r1
|
|
; CHECK-NEXT: cmp r1, r0
|
|
; CHECK-NEXT: csel r0, r1, r0, lo
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i16 @llvm.vector.reduce.umin.v8i16(<8 x i16> %s1)
|
|
%rs = zext i16 %r to i32
|
|
%c = icmp ult i32 %rs, %s2
|
|
%s = select i1 %c, i32 %rs, i32 %s2
|
|
ret i32 %s
|
|
}
|
|
|
|
define arm_aapcs_vfpcc i32 @vminv_u_v4i32_i32(<4 x i32> %s1, i32 %s2) {
|
|
; CHECK-LABEL: vminv_u_v4i32_i32:
|
|
; CHECK: @ %bb.0:
|
|
; CHECK-NEXT: vminv.u32 r0, q0
|
|
; CHECK-NEXT: bx lr
|
|
%r = call i32 @llvm.vector.reduce.umin.v4i32(<4 x i32> %s1)
|
|
%c = icmp ult i32 %r, %s2
|
|
%s = select i1 %c, i32 %r, i32 %s2
|
|
ret i32 %s
|
|
}
|