You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
105 lines
4.0 KiB
105 lines
4.0 KiB
# RUN: llc -march=amdgcn -mcpu=SI -start-after postrapseudos -stop-after postrapseudos -o - %s | FileCheck %s
|
|
# This test verifies that the MIR parser can parse target index operands.
|
|
|
|
--- |
|
|
|
|
%struct.foo = type { float, [5 x i32] }
|
|
|
|
@float_gv = internal unnamed_addr addrspace(2) constant [5 x float] [float 0.000000e+00, float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00], align 4
|
|
|
|
define void @float(float addrspace(1)* %out, i32 %index) #0 {
|
|
entry:
|
|
%0 = getelementptr inbounds [5 x float], [5 x float] addrspace(2)* @float_gv, i32 0, i32 %index
|
|
%1 = load float, float addrspace(2)* %0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
define void @float2(float addrspace(1)* %out, i32 %index) #0 {
|
|
entry:
|
|
%0 = getelementptr inbounds [5 x float], [5 x float] addrspace(2)* @float_gv, i32 0, i32 %index
|
|
%1 = load float, float addrspace(2)* %0
|
|
store float %1, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
declare { i1, i64 } @llvm.SI.if(i1)
|
|
|
|
declare { i1, i64 } @llvm.SI.else(i64)
|
|
|
|
declare i64 @llvm.SI.break(i64)
|
|
|
|
declare i64 @llvm.SI.if.break(i1, i64)
|
|
|
|
declare i64 @llvm.SI.else.break(i64, i64)
|
|
|
|
declare i1 @llvm.SI.loop(i64)
|
|
|
|
declare void @llvm.SI.end.cf(i64)
|
|
|
|
attributes #0 = { "target-cpu"="SI" }
|
|
|
|
...
|
|
---
|
|
name: float
|
|
tracksSubRegLiveness: true
|
|
liveins:
|
|
- { reg: '%sgpr0_sgpr1' }
|
|
frameInfo:
|
|
maxAlignment: 8
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: %sgpr0_sgpr1
|
|
|
|
%sgpr2_sgpr3 = S_GETPC_B64
|
|
; CHECK: %sgpr2 = S_ADD_U32 %sgpr2, target-index(amdgpu-constdata-start), implicit-def %scc, implicit-def %scc
|
|
%sgpr2 = S_ADD_U32 %sgpr2, target-index(amdgpu-constdata-start), implicit-def %scc, implicit-def %scc
|
|
%sgpr3 = S_ADDC_U32 %sgpr3, 0, implicit-def %scc, implicit %scc, implicit-def %scc, implicit %scc
|
|
%sgpr4_sgpr5 = S_LSHR_B64 %sgpr2_sgpr3, 32, implicit-def dead %scc
|
|
%sgpr6 = S_LOAD_DWORD_IMM %sgpr0_sgpr1, 11
|
|
%sgpr7 = S_ASHR_I32 %sgpr6, 31, implicit-def dead %scc
|
|
%sgpr6_sgpr7 = S_LSHL_B64 %sgpr6_sgpr7, 2, implicit-def dead %scc
|
|
%sgpr2 = S_ADD_U32 %sgpr2, @float_gv, implicit-def %scc
|
|
%sgpr3 = S_ADDC_U32 %sgpr4, 0, implicit-def dead %scc, implicit %scc
|
|
%sgpr4 = S_ADD_U32 %sgpr2, %sgpr6, implicit-def %scc
|
|
%sgpr5 = S_ADDC_U32 %sgpr3, %sgpr7, implicit-def dead %scc, implicit %scc
|
|
%sgpr2 = S_LOAD_DWORD_IMM %sgpr4_sgpr5, 0
|
|
%sgpr4_sgpr5 = S_LOAD_DWORDX2_IMM killed %sgpr0_sgpr1, 9
|
|
%sgpr7 = S_MOV_B32 61440
|
|
%sgpr6 = S_MOV_B32 -1
|
|
%vgpr0 = V_MOV_B32_e32 killed %sgpr2, implicit %exec
|
|
BUFFER_STORE_DWORD_OFFSET killed %vgpr0, %sgpr4_sgpr5_sgpr6_sgpr7, 0, 0, 0, 0, 0, implicit %exec
|
|
S_ENDPGM
|
|
...
|
|
---
|
|
name: float2
|
|
tracksSubRegLiveness: true
|
|
liveins:
|
|
- { reg: '%sgpr0_sgpr1' }
|
|
frameInfo:
|
|
maxAlignment: 8
|
|
body: |
|
|
bb.0.entry:
|
|
liveins: %sgpr0_sgpr1
|
|
|
|
%sgpr2_sgpr3 = S_GETPC_B64
|
|
; CHECK: %sgpr2 = S_ADD_U32 %sgpr2, target-index(amdgpu-constdata-start) + 1, implicit-def %scc, implicit-def %scc
|
|
%sgpr2 = S_ADD_U32 %sgpr2, target-index(amdgpu-constdata-start) + 1, implicit-def %scc, implicit-def %scc
|
|
%sgpr3 = S_ADDC_U32 %sgpr3, 0, implicit-def %scc, implicit %scc, implicit-def %scc, implicit %scc
|
|
%sgpr4_sgpr5 = S_LSHR_B64 %sgpr2_sgpr3, 32, implicit-def dead %scc
|
|
%sgpr6 = S_LOAD_DWORD_IMM %sgpr0_sgpr1, 11
|
|
%sgpr7 = S_ASHR_I32 %sgpr6, 31, implicit-def dead %scc
|
|
%sgpr6_sgpr7 = S_LSHL_B64 %sgpr6_sgpr7, 2, implicit-def dead %scc
|
|
%sgpr2 = S_ADD_U32 %sgpr2, @float_gv, implicit-def %scc
|
|
%sgpr3 = S_ADDC_U32 %sgpr4, 0, implicit-def dead %scc, implicit %scc
|
|
%sgpr4 = S_ADD_U32 %sgpr2, %sgpr6, implicit-def %scc
|
|
%sgpr5 = S_ADDC_U32 %sgpr3, %sgpr7, implicit-def dead %scc, implicit %scc
|
|
%sgpr2 = S_LOAD_DWORD_IMM %sgpr4_sgpr5, 0
|
|
%sgpr4_sgpr5 = S_LOAD_DWORDX2_IMM killed %sgpr0_sgpr1, 9
|
|
%sgpr7 = S_MOV_B32 61440
|
|
%sgpr6 = S_MOV_B32 -1
|
|
%vgpr0 = V_MOV_B32_e32 killed %sgpr2, implicit %exec
|
|
BUFFER_STORE_DWORD_OFFSET killed %vgpr0, %sgpr4_sgpr5_sgpr6_sgpr7, 0, 0, 0, 0, 0, implicit %exec
|
|
S_ENDPGM
|
|
...
|